|
Given the following FIFO and rules, how deep does the FIFO need to be to prevent underflowing or overflowing?
Electrical Engineering Technical Interview Questions and Answers
(Continued from previous question...)
14. Given the following FIFO and rules, how deep does the FIFO need to be to
prevent underflowing or overflowing?
Given the following FIFO and rules, how deep does the FIFO need to be to
prevent underflowing or overflowing?
RULES:
1) frequency(clk_A) = frequency(clk_B) / 4
2) period(en_B) = period(clk_A) * 100
3) duty_cycle(en_B) = 25%
Assume clk_B = 100MHz (10ns)
From (1), clk_A = 25MHz (40ns)
From (2), period(en_B) = 40ns * 400 = 4000ns, but we only output for 1000ns,
due to (3), so 3000ns of the enable we are doing no output work.
Therefore, FIFO size = 3000ns/40ns = 75 entries.
(Continued on next question...)
Other Interview Questions
- What is the difference between a Verilog task and a Verilog function?
- Given the following Verilog code, what value of "a" is displayed?
- Given the following snipet of Verilog code draw out the waveforms for clk ...
- What is the difference between the following two lines of Verilog code?
- What is the difference between ...
- Using the given, draw the waveforms for the following versions of a ...
- What is the difference between running the following snipet of code on Verilog vs Vera?
- Given $a = "5,-3,7,0,-5,12"; Write a program to find the lowest number in the string.
- Write the code to sort an array of integers.
- Write the code for finding the factorial of a passed integer. Use a recursive subroutine.
- In C, explain the difference between the & operator and the * operator.
- Write a function to determine whether a string is a palindrome (same forward as reverse, such as "radar" or "mom").
- Write a function to output a diamond shape according to the given (odd) input.
- Given the following FIFO and rules, how deep does the FIFO need to be to prevent underflowing or overflowing?
- Draw the state diagram to output a "1" for one cycle if the sequence "0110" shows up (the leading 0s cannot be used in more than one sequence).
- Explain the differences between "Direct Mapped", "Fully Associative", and "Set Associative" caches.
- Design a four-input NAND gate using only two-input NAND gates.
- Draw the state diagram for a circuit that outputs ...
| 