Draw the state diagram for a circuit that outputs ...

Electrical Engineering Technical Interview Questions and Answers

(Continued from previous question...)

18. Draw the state diagram for a circuit that outputs ...

Draw the state diagram for a circuit that outputs a "1" if the aggregate serial binary input is divisible by 5. For instance, if the input stream is 1, 0, 1, we output a "1" (since 101 is 5). If we then get a "0", the aggregate total is 10, so we output another "1" (and so on).

We don't need to keep track of the entire string of numbers - if something is divisible by 5, it doesn't matter if it's 250 or 0, so we can just reset to 0. So we really only need to keep track of "0" through "4".

Other Interview Questions

• What is the difference between a Verilog task and a Verilog function?
• Given the following Verilog code, what value of "a" is displayed?
• Given the following snipet of Verilog code draw out the waveforms for clk ...
• What is the difference between the following two lines of Verilog code?
• What is the difference between ...
• Using the given, draw the waveforms for the following versions of a ...
• What is the difference between running the following snipet of code on Verilog vs Vera?
• Given $a = "5,-3,7,0,-5,12"; Write a program to find the lowest number in the string.
• Write the code to sort an array of integers.
• Write the code for finding the factorial of a passed integer. Use a recursive subroutine.
• In C, explain the difference between the & operator and the * operator.
• Write a function to determine whether a string is a palindrome (same forward as reverse, such as "radar" or "mom").
• Write a function to output a diamond shape according to the given (odd) input.
• Given the following FIFO and rules, how deep does the FIFO need to be to prevent underflowing or overflowing?
• Draw the state diagram to output a "1" for one cycle if the sequence "0110" shows up (the leading 0s cannot be used in more than one sequence).
• Explain the differences between "Direct Mapped", "Fully Associative", and "Set Associative" caches.
• Design a four-input NAND gate using only two-input NAND gates.
• Draw the state diagram for a circuit that outputs ...